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(57) ABSTRACT 
A low-temperature process that combines high-aspect-ratio 
polymer structures with electroless copper plating to create 
laterally compliant MEMS structures. These structures can 
be used as IC-package interconnects that can lead to reliable, 
low-cost and high-performance nano wafer-level packaging. 
High-aspect-ratio low CTE polyimide structures with low 
stress, high toughness and strength were fabricated using 
plasma etching. The dry etching process was tuned to yield 
a wall angle above 80 degrees leading to an aspect ratio 
higher than 4. The etching process also leads to roughened 
sidewalls for selective electroless plating on the sidewalls of 
the polymer structures. These fabricated structures show 
reduction in the stresses at the interfaces and superior 
reliability as IC-package nano interconnects. Metal-coated 
polymer structures from MEMS fabrication techniques can 
provide low-cost high-performance solutions for wafer-
level-packaging. 
14 Claims, 9 Drawing Sheets 
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HIGH-ASPECT-RATIO METAL-POLYMER 
COMPOSITE STRUCTURES FOR NANO 
INTERCONNECTS 
BENEFIT CLAIMS TO PRIOR APPLICATIONS 
This application claims the benefit of U.S. Provisional 
Application No. 60/534,876, filed 8 Jan. 2004. 
2 
characteristics are intrinsically linked and both depend on 
the geometry of the structures and the properties of the 
materials used. 
As previously noted, conventional compliant interconnect 
approaches have very complicated processing steps [2] and 
the electrical properties are generally compromised to 
achieve the mechanical performance [3]. Achieving compli-
ance with simple metallic structures is difficult because of 
their inherently high stiffness. Advanced polymers with 
GOVERNMENT INTERESTS 
The present invention was made with govermnent support 
by the National Science Foundation (NSF) through the NSF 
ERC in Electronic Packaging (EEC-9402723). The Govern-
ment has certain rights in this invention. 
10 ultra-low stiffness (on the order of0.5 GPa) and Simatched 
CTE (3 ppm/°C.) are now being synthesized for on-chip 
interconnect and packaging applications. These polymers 
have 100-200 times lower stiffness than most metals, mak-
ing it far easier to achieve compliance even with straight and 
FIELD OF THE INVENTION 
The present invention is generally related to fabricating 
compliant polymer coated interconnects for nano wafer level 
packaging, and more specifically related to a fabrication and 
material scheme for low-stress interconnects using low-
stiffness and low-CTE polymers for wafer-level intercon-
nects and packaging. 
15 short structures. Conductivity can be achieved with a metal 
coating on the polymer surface. Due to the skin effect, as 
long as the metal coating is large in thickness compared with 
the skin depth at the operating frequencies of interest, there 
is little to no degradation in electrical performance in 
20 polymer core structures compared to metallic structures. 
Therefore, it can be seen that a need yet exists for an 
interconnect that can provide improved electrical perfor-
mance while lowering the stresses at the interfaces by orders 
of magnitude. It is to such a structure, being a high-aspect-
BACKGROUND OF THE INVENTION 
25 ratio metal-coated polymer structure, that the present inven-
tion is primarily directed. These polymer-based structures 
can also simplify the processing steps and result in tremen-
dous cost reductions. There are three main drivers for IC to package or board 
interconnects: high speed, unlimited I/O connections, and 
reparability. Compliant structures are essential to provide 30 
the interconnect reliability in fine-pitch wafer-level packag-
ing. Yet, conventional approaches for interconnects, such as 
reflowed and electroplated solder interconnects, are limited 
in terms of either pitch or electrical properties. For example, 
solder bumps can only give thick (>50 micron interconnects) 35 
along with serious reliability problems. 
Yet, with finer pitch, there is a large increase in the 
stresses at interconnect joints. Conventional compliant inter-
connect approaches to overcome this issue have complicated 
processing steps and the electrical properties are generally 40 
compromised to achieve the mechanical performance. These 
prior art attempts come with high cost and lengthy process-
ing steps. For example, pure metallic interconnects or inter-
connects, even from newer materials such as carbon nano-
tubes, can result in higher interfacial shear and peeling 45 
stresses that also affect the mechanical reliability. 
Known high-aspect-ratio structures concentrate on elec-
troplating through micro-machined SUS or other photoresist 
molds. Though SUS can result in high-aspect-ratio struc-
tures, it does not have good mechanical properties to fab- 50 
ricate reliable MEMS structures. 
Decreasing I/O pitch is one of the key technological 
barriers identified by the 2003 International Technology 
Roadmap for Semiconductors (ITRS) [1]. Downscaling tra-
ditional solder bump interconnect will not satisfy the 55 
thermo-mechanical reliability requirements at very fine 
pitches of the order of 30 microns and less. Recently, 
MEMS-based compliant metallic structures are being 
widely explored for reliable and high I/O density chip-
package interconnections [2-3]. The lateral compliance of 60 
such interconnects can easily accommodate the displace-
ment caused by the CTE mismatch. These interconnects can 
deform elastically in response to thermal or mechanical 
loads, thereby potentially increasing the testability and reli-
ability of assembled wafer level packages. The design of 65 
compliant interconnects is of critical importance in optimiz-
ing their electrical and mechanical characteristics. These 
REFERENCES 
[1] International Technology Roadmap for Semiconduc-
tors-Assembly and packaging (2003 edition); http://pub-
lic.itrs.net/Files/20031 TRS/Home2003.htm 
[2] Muhannid Bakir, James Meindl et al., "Sea-of-lead 
ultrahigh density compliant wafer-level-packaging technol-
ogy", Proceedings, Electronic Components and Technology 
Conference, IEEE Piscataway, pp. 1087-1094. 
[3] Lunyu Ma, Qi Zhu and Suresh Sitaramanm; 
"J-Springs-Innovative Compliant Interconnects for Next-
Generation Packaging", Proceedings, Electronic Compo-
nents and Technology Conference, IEEE Piscataway, pp. 
1359-1365. 
SUMMARY OF THE INVENTION 
Briefly described, in a preferred form, the present inven-
tion provides an optimum solution for high I/O micropro-
cessor packages with very fine pitches and extremely high 
mechanical reliability and electrical performance at low 
costs. The invention presents a low-temperature process that 
combines high-aspect-ratio polymer structures with electro-
less copper/nickel plating to fabricate compliant polymer 
coated interconnects for nano wafer level packaging. The 
invention utilizes low cost materials and processes with a 
fairly simplified geometry, while retaining preferable 
mechanical and electrical performance. 
Ultra low stiffness metal-coated polymer interconnects of 
the present invention provide the required compliance with-
out achieving complicated geometries that damage the elec-
trical performance of interconnects. 
While polymers like SUS are unsuitable, low CTE poly-
mers that are compatible (CTE-matched) with board and IC 
and low-stiffness polymers that can act as stress-buffers (and 
thus induce minimal stresses at the interfaces and joints) are 
advantageous. CTE-high strength polyimides and low-stiff-
ness polynorbornene are preferable polymers for the present 
US 7,262,075 B2 
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application. These polymers also limit or eliminate the 
geometry restrictions (high-aspect-ratio), and hence will not 
comprise the electrical performance. 
In preferred embodiments, the polymer has a stiffness less 
than approximately 1 GPa, as compared to other metallic 
interconnects with stiffness of 100 GPa, hence lowering the 
interfacial stress by several orders of magnitude. 
The present invention comprises the processing of high-
aspect-ratio (for example, 1 :5; 4 micron wide and 20 micron 
tall; with 8 micron pitch) metal-coated polymer structures 10 
that can provide the electrical and mechanical performance 
required of interconnects, while lowering the stresses at the 
interfaces by several orders. 
In one embodiment, a commercial high-temperature 
polynorbomene-based thermosetting polymer with ultra low 15 
stiffness (approximately 0.5 GPa) that can act as a stress 
buffer is used for the metal-coated polymer interconnect for 
nano wafer-level packaging applications. The micro-ma-
chining is done with plasma reactive ion etching. The 
etching conditions (Oxygen/fluorine ratio, pressure, power) 20 
are optimized to get the required high-aspect-ratio geometry, 
side wall definition while maintaining the rough-surfaces 
suitable for subsequent electroless plating and minimal 
residue formation in between the 3-5 micron structures. For 
example, while PI 2611 is a superior polymer for the present 25 
application, it is not available in photodefinable form. In 
such cases, dry plasma etching can achieve the required 
polymer aspect ratios. Electroless plating selectively occurs 
on the roughened polymeric surface because of specific 
catalyst interaction with the polymers. The dry etching 30 
results in a wall angle of approximately 80 degrees, and can 
lead to an aspect ratio higher than 4. 
4 
FIG. 9 illustrates the large area fabrication of metal coated 
polymer structures with a pitch of 20 microns, a diameter of 
10 microns, and a height of 50 microns. 
DETAILED DESCRIPTION OF A PREFERRED 
EMBODIMENT 
Referring now in detail to the figures, wherein like 
reference numerals represent like parts throughout the sev-
eral views, FIG. 1 shows the interfacial shear stresses at 
joints as a function of pitch using different interconnect 
materials, including polymers, solder, copper and carbon 
nanotube. Polymer interconnects present lowest stresses at 
the joints. The stresses were computed by modeling the 
IC-board interconnects using elastic beam theory [4]. 
FIG. 2 shows the variation of stresses with height of the 
interconnects when the interconnect diameter is kept con-
stant. It can be seen that the use of low stiffness intercon-
nects can lower the stresses at the interface to within the 
elastic limit and increase the reliability even with vertical 
structures with a nominal aspect ratio of 3-4 that are easiest 
to fabricate and provide excellent electrical properties. 
Electroless copper adhesion to untreated polymers is 
typically poor due to the original smooth polymer surface. 
To achieve sufficient adhesion, chemical treatment is gen-
erally used because of its simplicity and low cost. While a 
Cr layer is typically used to improve the adhesion strengths 
in sputtering processes (complemented with oxygen plasma 
treatment to increase the reactivity of Cr, resulting in metal 
oxide with higher peel strengths [5]), surface roughening 
techniques are usually employed for direct copper electro-
less plating. Though permanganate etching is used for its 
low cost, oxygen plasma etching is also known to induce 
comparable surface roughening, more than that achieved The etching process also leads to roughened side walls 
that can give selective electroless plating on the side walls 
of the polymer structures. 
Fine pitch chip-package interconnections of the present 
invention can be achieved with electroless nickel-plating 
(approximately 1 micron) on the roughened polymeric sur-
face. 
35 from ion etching [6]. Hong et al. report that the adhesion 
strengths of copper on epoxies are 2.7 N/mm2 , 4.2 N/mm2 
and 8.8 N/mm2 with bare copper, Cr adhesive layer and 
plasma roughening, respectively [7]. Adhesion strengths 
achieved with electroless plating on permanganate-etched 
These and other objects, features and advantages of the 
present invention will become more apparent upon reading 
the following specification in conjunction with the accom-
panying drawings. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a graph illustrating the role of interconnect 
modulus on interfacial shear stresses. 
FIG. 2 is a graph illustrating the role of high-aspect-ratio 
in lowering the interfacial stresses in polymer interconnects. 
FIG. 3 is a process flow of a fabrication method of 
metal-coated polymer interconnects. 
40 epoxies are found to be 9.5-10 N/mm2 almost approaching 
that of laminated copper. 
The adhesion strength of electroless copper with epoxy 
depends on the extent of mechanical interlocking and 
thereby the surface morphology of epoxy plays an important 
45 role in defining the adhesion. Micron level anchoring struc-
tures are shown to provide the best adhesion. Conventional 
epoxies are frequently blended with a soluble (imidazole Vs 
Amine hardner) or removable filler (silica) to achieve the 
required submicron to micron range topography that 
50 improves the adhesion [8]. In testing, Oxygen/Fluorocarbon 
plasma or conventional permanganate wet etching treatment 
did not create enough roughening of the SUS. Insufficient 
sidewall roughening resulted in poor adhesion and possible 
delamination of plating on the sidewalls. FIG. 4 is a comparison of surface roughening from dry 
etched structures (left) to photo-defined structures followed 55 
by etching (right). 
SUS is a brittle polymer with tensile strength and elon-
gation to failure typically reported as 40-50 MPa and 5% as 
compared to other conventional epoxies (80 MPa, 8%) or 
polyimide (200-300 MPa, 12%). Because of its high 
strength, polyimide can be a more reliable mechanical 
FIG. 5 illustrates the polyimide structures after dry etch-
ing, which leads to a "grassy" residue between the structures 
that can be removed easily by ultrasonic cleaning. 
FIG. 6 illustrates the high-aspect-ratio polyimide struc-
tures after dry etching and ultrasonic cleaning. 
FIG. 7 illustrates metal coated polymer structures with 
copper electroless plating on the sidewalls. 
60 structure. It becomes a logical choice to select a polymer 
material that has sufficient strength for high mechanical 
reliability as well as should have good adhesion with the 
electroless plated copper. Thus, polynorbomene (0.5 GPa 
FIG. S illustrates metal coated polymer structures with a 65 
pitch of 20 microns, a diameter of 10 microns, and a height 
modulus) and polyimide (3 ppm/C CTE) were selected for 
testing. 
High-aspect-ratio structures with far higher toughness and 
strength were fabricated as shown in the process flow in of 25 microns. 
US 7,262,075 B2 
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uniformity. In general, higher powers and the corresponding 
higher etch rates cause greater depletion and hence worse 
uniformity. Lower pressure and the corresponding higher 
gas velocity reduce gas phase depletion effects and hence 
improve uniformity. This effect of pressure on uniformity is 
stronger at higher powers where the depletion effect is 
greater. 
An electroless process was then used to deposit nano-
structured copper film on the polymer structures without an 
FIG. 3. Micro machining of polymer coating is carried out 
with dry plasma etching that leads to the required surface 
roughening. A typical optical micrograph of dry etched 
polymeric structures in comparison with photo-defined SUS 
followed by plasma etching is shown in FIG. 4. The etching 
conditions (Oxygen/fluorine ratio, pressure, power) can be 
optimized to get the required high-aspect-ratio geometry and 
sidewall definition while maintaining the rough-surfaces 
suitable for subsequent electroless plating. In testing, elec-
troless plating selectively occurs on the roughened poly-
meric surface because of specific catalyst interaction with 
the roughened polymers. Dry etching typically leads to 
"grass effect" as discussed by Li and Hess [9]. A subsequent 
ultrasonication step can clean the structures effectively. 
FIGS. 5 and 6 show the polymer structures before and after 
ultrasonic cleaning. 
10 external power source. The incorporation of additives 
requires careful control of the plating solution, selection of 
reducing agents and control over processing conditions. The 
copper grain size was of the order of 20-30 nm. Uniform 
metal deposition and constant plating rate are maintained by 
15 rigid control of pH and concentration of chemicals in the 
stabilized plating bath. Since the plating process is strictly 
chemical, it evenly coats the surface of polymer structures 
(FIG. 7). Large-area fabrication of these metal coated poly-
mer interconnect structures are shown in FIGS. 8 and 9. 
Electroless plating involves reduction of complexed cop-
per ions using formaldehyde in aqueous solution. It has 
several advantages over electroplating because of its excel-
lent selectivity, excellent conformability and does not 20 
require direct electrical contact. Electroless copper adhesion 
The advantages of getting fine pitch interconnects can be 
availed by having an elegant bonding method with nanodi-
mensional bonding interfaces. Lead-free solder films formed 
from electroless plating can be used to bond these intercon-
nects with the copper pads on the substrate [10]. This 
to untreated epoxy is typically poor due to the original 
smooth polymer surface. To achieve sufficient adhesion, 
chemical treatment is generally used because of its simplic-
ity and low cost. 
The steps involved in electroless plating are briefly sum-
marized as: 
25 technology can be easily downscaled to any geometry and 
therefore is a promising solution to address future I/O 
requirements. 
As previously discussed, metallic structures are widely 
being used for various MEMS and interconnect applications 
1. Swell: Diethylene glycol and n-butyl ether-deans, 
conditions and activates surfaces, making them more sus-
ceptible to subsequent etching. 
2. Etch: Alakaline permanganate treatment to selectively 
remove materials. 
3. Neutralize: p-toluene sulphonic acid to clean the sur-
face from permanganate residues. 
30 though they show severe limitations in performance and 
reliability. The present invention provides a metal-polymer 
composite structures to replace metallic structures for IC-
package interconnects. Analytical modeling was used to 
4. Predip/Catalyst: Tin/palladium chloride to seed non- 35 
conductive surfaces for uniform and complete deposition of 
copper. 
show the advantages of such composite structures. High-
aspect-ratio copper-coated polyimide structures can be fab-
ricated from plasma etching and electroless copper plating. 
Side-wall adhesion of metal to the polymer and polymer 
adhesion to the underlying substrates are critical for pro-
cessing of metal-coated polymers. While photodefinable 
5. Electroless plate: Typically comprises a source of 
copper ions (copper sulfate), an active reducing agent (form-
aldehyde), sodium hydroxide, a complexing agent such as 
EDTA (Ethylene Diamine Tetra Acetic Acid). The plating 
rate is typically 5 microns/hr at 45 C. The molds were 
electroless-plated with copper to thickness greater than 2 
microns. 
A typical high-aspect-ratio low CTE (3 ppm/C) polyimide 
structure with an aspect ratio more than 4 is shown in FIG. 
40 polymers can simplify the processing cost, dry plasma 
etching process can give more flexibility in the selection of 
polymers. Metal polymer composite structures are also 
suitable for several other applications like tunable capacitors 
for MEMS based RF components. Similar structures for 
45 high Q inductors [11] are being recognized. 
4. The dry etching results in a wall angle close to 80 degrees 
and can lead to an aspect ratio greater than 4. The etching 
process also leads to roughened sidewalls that can give 
selective electro less plating on the sidewalls of the polymer 50 
structures (FIG. 7). 
Li and Hess report that higher powers in reactive ion 
etching resulted in increased generation of reactive radicals 
and therefore greater etching [9]. Higher power also causes 
greater acceleration of ions leading to more physical sput- 55 
tering. Hence, the overall etch rate is a strong function of 
power. Pressure has two opposing effects on etch rate. As the 
pressure is decreased, the DC bias increases which increases 
the etch rate by increased sputtering. On the other hand, the 
density of radicals and ions is less at lower pressures which 60 
leads to lower etch rates. 
It was also observed that conditions that promote high 
etch rates also result in worse uniformity [9]. The etch rate 
is always higher at the wafer edge and gradually decreases 
toward the center indicating a local gas phase depletion 65 
effect. Since the uniformity improves with increasing flow, 
depletion of Fluoride radicals must be the limiting factor for 
While the invention has been disclosed in its preferred 
forms, it will be apparent to those skilled in the art that many 
modifications, additions, and deletions can be made therein 
without departing from the spirit and scope of the invention 
and its equivalents, as set forth in the following claims. 
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8. A low-temperature method of fabricating electrical 
nano interconnections to connect a base wafer to another 
surface to form part of an IC-package, the method compris-
ing: 
providing a base wafer; 
coating the base wafer with polymer material having a 
stiffness less than approximately 1 GPa; 
etching the polymer material to provide polymer colunms; 
and 
adjusting a portion of the polymer colunms by at least one 
of physical or chemical roughening so that the polymer 
colunms comprise a plurality of anchoring elements 
formed on the polymer colunms; 
cleaning the polymer colunms by exposing them to ultra-
sonic energy; 
coating the polymer colunms with metal so that the metal 
attaches at least a portion of the plurality of anchoring 
elements and disposing the metal coated polymer col-
umns between the base wafer and another surface so 
that electrical nano interconnections are formed 
between the base wafer and and another surface to form 
part of an IC-package, wherein cleaning the polymer 
colunms occurs prior to coating the polymer columns. 
[11] Ryong-Kyu Yoon, Jin Woo Park and Mark Allen, 
"RFMEMS based on epoxy core conductors", Solid State 
Sensors, Actuators and Microsystems Workshop, Hilton 
Head Island, S.C., Jun. 2-6, 2002, pp. 374-375. 
We claim: 
9. The method according to claim 8, wherein the polymer 
25 material comprises polyimide. 
1. A method of fabricating nano interconnections to 
connect an integrated circuit to a substrate, the method 
comprising: 
providing a polymer material having a stiffness less than 
approximately 1 GPa; 30 
patterning the polymer material to provide a plurality of 
polymer colunms, each defining an outer surface, the 
polymer material comprising at least one of polymide 
or polynorbornene; 
adjusting a portion of the outer surfaces of the polymer 
colunms by at least one of physical or chemical rough-
ening so that the outer surfaces comprise a plurality of 
anchoring elements formed on the outer surfaces; 
35 
cleaning the polymer colunms by exposing them to ultra-
40 
sonic energy; 
coating the polymer columns with metal such that the 
metal attaches to at least a portion of the anchoring 
elements formed on the outer surfaces so that a plural-
ity of nano interconnections are formed; and 
disposing the nano interconnections between an inte-
grated circuit and a substrate so that the nano intercon-
nections connect the integrated circuit and the sub-
strate, 
45 
wherein cleaning the polymer colunms occurs prior to 50 
coating the polymer colunms. 
2. The method according to claim 1, wherein the wall 
angle of the metal coated polymer columns is greater than 
approximately 80 degrees. 
3. The method according to claim 1, wherein patterning 55 
comprises dry plasma etching. 
4. The method according to claim 1, wherein the metal is 
copper. 
5. The method according to claim 1, wherein coating the 
polymer colunms with metal comprises electroless plating. 60 
6. The method according to claim 1, wherein coating the 
polymer columns with metal comprises direct copper elec-
troless plating. 
7. The method according to claim 6, wherein the grain 
size of the copper is between approximately 20-30 nm. 
10. The method according to claim 8, wherein etching 
comprises dry plasma etching, which etching provides 
roughened side walls of the polymer colunms. 
11. The method according to claim 8, wherein the metal 
is copper. 
12. The method according to claim 10, wherein coating 
the polymer colunms with metal comprises direct copper 
electro less plating, and wherein the roughened side walls aid 
in the adhesion of the copper. 
13. A method of fabricating nano interconnects between a 
wafer and an opposing surface to form part of an IC-chip 
package, the method comprising: 
providing a polymer material proximate a wafer, the 
polymer material comprising at least one of polymide 
or polynorbornene and having a stiffness less than 
approximately 1 GPa; 
etching the polymer material to provide a plurality of 
polymer colunms, each of the polymer colunms having 
a first end disposed proximate the wafer and second end 
spaced apart from the first end; 
adjusting a portion of the polymer colunms by at least one 
of physical or chemical roughening so that the polymer 
colunms comprise a plurality of anchoring elements 
formed on the polymer colunms; and 
exposing the polymer columns to ultrasonic energy to 
clean the colunms; 
coating the polymer colunm with metal so that the metal 
attaches at least a portion of the plurality of anchoring 
elements such that nano interconnects are formed, 
wherein cleaning the polymer colunms occurs prior to 
coating the polymer colunms; and 
providing an opposing surface proximate the second end 
of the nano interconnects such that nano interconnects 
interconnect the wafer and the opposing surface as part 
of an IC-chip packaae. 
14. The method according to claim 13, wherein the 
resultant metal coated polymer colunms have an aspect ratio 
of greater than approximately 4. 
* * * * * 
